top of page

Senior ASIC Backend Designer Engineer


Job summary:

Our emerging UK branch is looking for excellent backend engineers with a vast experience in chip design from RTL to GDSII full flow. 



  • The role includes responsibility for floor planning, physical synthesis and physical verification of large complex designs Responsible for driving timing closure through physical synthesis and Place & Route tools and working with ASIC vendors.

  • As a leading member of physical/implementation design team, drive physical design and sub-micron methodologies and “best-known methods” to streamline physical design work, come up with guidelines and checklists and drive execution.

  • Work with Frontend team to understand the RTL design and drive physical aspects early in design cycle for physical design closure.

  • Resolve design and flow issues related to physical design, identify potential solutions



Key qualification:

  • Minimum 5 years hands-on experience in backend flow.

  • Experience with large SoC designs with frequencies more than 1GHz utilizing state of the art 28nm and below technologies.

  • Requires strong knowledge and experience of multi-clock domains, data path design, and multi-voltage design.

  • Hands on experience in block level implementation including physical synthesis, P&R, CTS and optimization

  • Well versed with timing constraints, STA and timing closure and AC timing

  • Hands on experience with Physical Design Verification Flows - LVS/DRC/Antenna

  • Experience in EM/IR-Drop/Xtalk analysis 

  • Experience with low power design features and flows.


The candidate must have hands-on experience with the following Tools:

  • Floor planning and P&R tools:   Cadence Innovus and/or Synopsys ICC2

  • Synthesis Tools: Synopsys DC/DCG; Cadence Genus

  • Formal Verification: Synopsys Formality and Cadence LEC

  • Static Timing verification – Primetime

  • Physical Design Verification tools


Other locations:

Netanya, Israel, 1-2 travels per year may be required



BSEE is mandatory, MSEE - an advantage.


Apply now

bottom of page